Design-oriented boundary conditions for subharmonic oscillations are of great interest recently. Based on a subharmonic oscillation boundary condition reported in a PhD thesis more than a decade ago, extended new boundary conditions are derived in closed forms for general switching DC-DC converters. Sampled-data and harmonic balance analyses are applied and generate equivalent results. It is shown that the equivalent series resistance causes the boundary conditions for voltage/current mode control to have similar forms. Some recently reported boundary conditions become special cases in view of the general boundary conditions derived. New Nyquist-like designoriented plots are proposed to predict or prevent the occurrence of the subharmonic oscillation. The relation between the crossover frequency and the subharmonic oscillation is also analyzed.
Introduction
Most power electronics textbooks [1, for example] devote two separate chapters on voltage mode control (VMC) and current mode control (CMC). For CMC, a separate slope-based design is used to avoid subharmonic oscillation. In switching DC-DC converters, three typical local instabilities [2] are subharmonic oscillation (period-doubling bifurcation, fast-scale instability), saddle-node bifurcation [3] (jump or multiple-solution instability), and Neimark-Sacker bifurcation (slow-scale instability). Generally, most averaged models can predict the saddle-node bifurcation and the Neimark-Sacker bifurcation [3] , but not the subharmonic oscillation unless the sampling effects are considered as in [4, 5, 6] .
The subharmonic oscillation is known to occur when a sampled-data pole crosses -1 in the complex plane [2] . Some numerical boundary conditions of subharmonic oscillation based on simulations have been reported [7, for example]. Note that, here, the boundary condition means the critical condition in the converter parameter space, not about the well known critical eigenvalue at -1 in the complex plane. The boundary conditions define the subharmonic oscillation boundaries in the parameter space to separate stable and unstable regions. The numerical boundary conditions have limited usages for the converter design. Boundary conditions in closed-forms would greatly facilitate the converter design, because the quantitative effect of each relevant converter parameter can be clearly seen. Therefore, design-oriented boundary conditions for subharmonic oscillation are of great interest recently. For example, in [1, 8] , the boundary condition for CMC with the voltage loop open is derived. In [9] , a boundary condition in terms of ripple amplitude for a buck converter with a proportional-integral (PI) controller is derived. The PI controller used has only one pole and one zero. These boundary conditions do not consider the effect of equivalent series resistance (ESR).
In [10] , a unified VMC/CMC block diagram model is proposed, and a general closed-form boundary condition for the subharmonic oscillation is derived based on sampled-data analysis. Here, the term "unified" is used because the model is applicable to both VMC and CMC, and the term "general" is used because the boundary condition is applicable to all types of switching DC-DC converters of any system dimension under various control schemes. Although the general boundary condition was published in a PhD thesis [10] more than a decade ago, it was not published elsewhere and was not applied to various converters. It is reported here because some of recent results [9, 11] associated with the subharmonic oscillation can be explained in terms of the general boundary condition.
In this paper, based on the general boundary condition, extended design-oriented boundary conditions are derived. The boundary conditions in [1, 8] for CMC with the voltage loop open and the boundary conditions in [9] for a buck converter with a PI controller become special cases in view of the general boundary condition. Additionally, the general boundary condition is extended for various converters under various control schemes. For example, it is extended to CMC with the voltage loop closed, average current mode control (ACMC) with a type II controller, and VMC with a type III controller. The type II or type III controller, popular in power electronics industry, has an integrator to improve the steady-state regulation and has more poles and zeros than a PI controller. The derived boundary conditions show the effects of various converter parameters, such as ESR, loading resistance, feedback gain, and pole/zero locations. It will be shown that the ESR causes the boundary conditions for VMC and CMC to have similar forms. For example, it is well known that the boundary condition for CMC has a term D − 1/2, where D is the duty cycle. It is also known [9] that the boundary condition for VMC has a term 1 − 2D + 2D 2 . It will be shown that, with ESR, the boundary condition for VMC or CMC has both terms of D − 1/2 and 1 − 2D + 2D 2 . The derived boundary conditions in this paper are expressed in terms of signal slopes, instead of signal amplitude as in [9] . The slope-based boundary conditions agree coherently with the traditional slope-based analysis for CMC. The boundary conditions can be also expressed in terms of other parameters, such as signal instantaneous slope, the source voltage or the compensating ramp slope, for example. It has been reported in [12] that the subharmonic oscillation is unrelated to the ripple amplitude for a converter under ACMC. It has also been reported in [13] that a converter can be stabilized by a compensating ramp with increased instantaneous slope but with similar amplitude.
The analysis of subharmonic oscillation becomes simpler because of the derived closed-form boundary conditions. For a converter under a particular control scheme, once the converter is expressed in terms of the unified VMC/CMC block diagram model, the boundary condition for that particular control scheme can be readily obtained. For example, V 2 control [11] is of great interest recently because of its fast response. It will be shown that the boundary condition for V 2 control can be easily obtained under the general modeling approach proposed in this paper.
Although sampled-data analysis [14, 15, 16, 17] has been known for many decades, the approach used here is different. First, traditional sampled-data analysis relies heavily on numerical analysis to obtain the steady-state solutions and the associated pole stabilities, which gives little insights for the converter design. In this paper, the emphasis is on the closed-form boundary conditions in the parameter space. The effect of each converter parameter can be clearly seen. Second, traditional sampled-data analysis generally starts from an approximate sampled-data model, where the accuracy would be lost at the beginning. In this paper, an exact sampled-data model is used to derive the boundary conditions which preserve the accuracy and are gradually simplified into various forms.
Harmonic balance modeling [10, 18, 19, 20] is a complimentary approach to analyze subharmonic oscillations in switching converters [10, 20] . The modeling approach proposed in [10, 20] is further extended to analyze various control schemes and to derive similar boundary conditions as in the slope-based sampled-data analysis. This paper is originally planned in two parts (sampled-data slope-based analysis and harmonic balance analysis) because of its lengths. However, these two modeling approaches complement and corroborate each other. Both are presented here in a single paper for better cross reference. Note that this paper focuses on the sampled-data slope-based analysis. For some instances, harmonic balance analysis provides additional perspectives on the effects of some particular converter parameters. In this paper, the harmonic balance analysis is applied only to the buck converter. Similar analysis can be applied to other converters. Also note that this paper focuses only on the continuous conduction mode (CCM).
The contributions along with the conclusion are stated at the end of the paper. The remainder of the paper is organized as follows. In Section 2, the operation of VMC and CMC is modeled in a single unified block diagram. In Section 3, steady-state analysis and small-signal analysis are presented. In Section 4, general subharmonic oscillation boundary conditions for buck and boost converters are derived. In Sections 5 and 6, the sampled-data slope-based analysis and the harmonic balance analysis are applied respectively to analyze various control schemes. In Sections 7 and 8, prediction of subharmonic oscillation based on the loop gain and crossover frequency are analyzed.
Brief Review of Voltage/Current Mode Control Operation
The operation of a general switching DC-DC converter in CCM under either VMC or CMC can be described exactly by a unified block diagram model [10, 21, 22] shown in Fig. 1 . A unique aspect about Fig. 1 is that the ramps in VMC and CMC are represented by the same h(t). The operation of VMC and CMC is briefly reviewed here to make this paper self-contained. The control (reference) signal v r controls the output voltage v o in VMC, and controls the peak inductor current i L in CMC. Denote the source voltage as v s . In the model,
, and D ∈ R 1×2 are constant matrices, where N is the system dimension. For example, N = 5 for a buck converter with a type III compensator. Within a clock period T , the dynamics is switched between two stages, S 1 and S 2 . Switching occurs when the ramp signal h(t) intersects with the compensator output y := Cx + Du ∈ R. Denote the ramp amplitude as V h , and denote the switching frequency as f s := 1/T and let ω s := 2πf s .
Typical signal waveforms for VMC and CMC are shown in Fig. 2 and Fig. 3 , respectively. In Fig. 3 , the ramp has a positive slope, instead of a negative slope as commonly seen in most literatures, in order to be consistent with VMC. Other control schemes (average current mode control, for example) also fit the model of Fig. 1 .
Brief Review of Steady-State and Small-Signal Analysis
Steady-state analysis and small-signal analysis are briefly reviewed here to make this paper selfcontained. The periodic solution x 0 (t) of the system in Fig. 1 corresponds to a fixed point x 0 (0) in the sampled-data dynamics. A typical periodic solution x 0 (t) is shown in Fig. 4 , whereẋ 
Figure 4: A typical periodic solution x 0 (t) of a DC-DC converter in state space matrices C and D can be avoided from the context. In steady state,
From (1) and (2), one has
Let B 22 ] to expand the matrices into two columns. The buck converter generally has A 1 = A 2 , B 21 = 0 N ×1 , and B 12 = B 22 . For A 1 and I − e A 1 T being invertible, (3) becomes
Generally the controller may include an integrator (with a pole at zero), making A 1 and I − e A 1 T non-invertible. In that case, the pole at zero can be replaced by a very small number δ, then A 1 and I − e A 1 T are invertible. Therefore, the invertibility of A 1 or I − e A 1 T is not critical and can be resolved. This statement about invertibility of a matrix is not repeated later.
At the switching instant t = d, one has
The boost converter generally has B 1 = B 2 , then
Using a hatˆto denote small perturbations (e.g.,x n = x n − x 0 (0)), where x n is the sampled state at t = nT . From [10, 21, 23] , the linearized sampled-data dynamics iŝ
where
Although the general methodology of sampled-data analysis has been known in the last three decades, the closed form expression of (8) was first published in [10, 23] , to the author's knowledge. The closed form of (8) greatly facilitates the derivation of the boundary conditions discussed next.
Subharmonic Oscillation Boundary Conditions

General Boundary Conditions
The subharmonic oscillation occurs when one eigenvalue of Φ is −1, and det[I +Φ] = 0. A necessary and sufficient boundary condition for occurrence of subharmonic oscillation is obtained [10, p. 46] ,
The proof is as follows. Suppose −1 is not an eigenvalue of
det[I + Φ] = 0 requires that the last term (inside the second square brackets) of the last equation equals to zero, which leads to (9) . One can expand (9) in terms of x 0 (d),
Note that the condition (9) is valid for both VMC and CMC in this unified modeling approach, and it is applicable to general switching converters of any system dimension. Also note that in (9) , the left side is related to the ripple slopes (ẏ 0 (d − ),ẋ 0 (d − ), andẋ 0 (d + )), and the right side is the ramp slopeḣ(d). As in the popular slope-based boundary condition for the subharmonic oscillation in CMC, the condition (9) is also slope-based.
The condition (9) can be proved to be equivalent tȯ
Using which one of (9) or (11) depends on convenience. Since the proof for (9) is given, the proof for (11) is omitted to save space.
Buck Converter
The buck converter generally has A 1 = A 2 , B 21 = 0 N ×1 , and B 12 = B 22 . Using (4), the boundary condition (10) becomes
or in terms of v s , which shows the critical value of v s ,
Subharmonic oscillation is avoided if v s < V * s (if the denominator of (13) is positive as discussed later). The condition (13) is for the trailing edge modulation [24] . For the leading edge modulation, a similar condition has been reported in [10, p. 72] .
As will be shown later for the VMC buck converter, the curve (13) as a function of d = DT generally has a minimum at d = T (or equivalently D = 1) with a value
Then, for v s < V * s | min , the subharmonic oscillation is avoided for all duty cycles. Based on the assumption that the switching frequency f s = 1/T is much larger than the absolute value of any eigenvalue of A 1 , matrix approximations such as e A 1 T ≈ I + A 1 T + A 2 1 T 2 /2 and (I + A 1 T ) −1 ≈ I − A 1 T can be applied. Then, the boundary condition (12) leads to
Throughout the paper, all approximate boundary conditions are expressed with the approximation sign "≈," and all exact boundary conditions are expressed with the equality sign "=." Remarks: (a) The left side of (15) is a weighted combination of CB 11 and CA 1 B 11 T . It will be shown that if the equivalent series resistance (ESR) R c = 0, CA 1 B 11 dominates in VMC, whereas CB 11 dominates in CMC. For R c > 0, either VMC or CMC has both the terms CB 11 and CA 1 B 11 T , indicating that the subharmonic oscillation conditions for VMC and CMC are closely related. This result has not been reported.
(b) The boundary condition (15) seems to have a pattern. It is a hypothesis that the exact boundary condition has the form
Since an exact condition as in (12) has been obtained, another exact condition in series expression may give additional insights but may be unnecessary. As a side note,
Further research on the series expression of (17) is pursued and will be reported separately.
(c) The condition (12) is an exact condition, whereas (15) is an approximate one. Based on simulations, if the real controller poles are smaller than ω s /10, the approximate condition (15) is close to the exact condition (12) , and (15) is generally adequate to predict the subharmonic oscillation. If the real controller poles are greater than ω s /10, using the exact condition (12) gives more accurate results.
(d) The boundary condition (15) does not require a matrix inverse.
Boost Converter
The analysis for the boost converter is similar to that for the buck converter. Let Λ(d) :
to simplify the equation. Using (6) , the boundary condition (10) becomes
or in terms of v s ,
Based on (19) , it can be proved that, in a boost converter in CCM with proportional feedback VMC (thus the system dimension N = 2) and with practical converter parameters, the subharmonic oscillation does not occur. With different modes or control schemes (with a higher system dimension), subharmonic oscillations may still occur in a boost converter. For example, subharmonic oscillation occurs in a boost converter in discontinuous conduction mode [25] .
4.4
The "S plot": a Slope-Based Plot in the Real Domain
Define an "S plot" as a function of
Then, from (9), subharmonic oscillation occurs when
The S plot facilitates the converter design to avoid the subharmonic oscillation. For example, if the ramp slopeḣ(d) is large enough such thatḣ(d) > S(D), then the subharmonic oscillation is avoided. Note that, for the buck converter,
It will be shown later that, for the VMC buck converter, the maximum of S(D) is generally S(T ). To avoid the subharmonic oscillation for all duty cycle, a ramp slopė h(d) > max S(D) is required. It may be over-compensating because such a ramp is applied to avoid the subharmonic oscillation for all duty cycle. To avoid the subharmonic oscillation for a particular duty cycle, onlyḣ(d) > S(D) is required.
Other Approximate Slope-Based Boundary Conditions
In the analysis above, a (first) approximate slope-based boundary condition (15) is presented. Other approximation approaches may be applied to derive similar slope-based boundary conditions. Generally these boundary conditions are close to the first approximate boundary condition (15).
Second Approximate Boundary Condition
With a large switching frequency,
This condition is also expressed in terms of signal slopes. Then, a similar condition as in (15) can be obtained.
Third Approximate Boundary Condition under a Large Switching Frequency
Although the switching frequency never reaches infinity, the results obtained under this condition link very well with the well known stability condition for CMC. Note that this section is presented here only to illustrate a special case for the boundary condition (9) . When the switching frequency is high,
Then the boundary condition (9) becomes
Like (12), (24) is also a slope-based condition. In CMC, the (inductor current) slopesẏ 0 (d − ) andẏ 0 (d + ) and the ramp slopeḣ(d) are generally expressed in most textbooks [1, p. 448] as −m 1 , m 2 , and m a , respectively. Then, (24) corresponds exactly to the well known minimum ramp slope m a = (m 2 − m 1 )/2 required to stabilize the converter.
As a side note, the condition (9) or (24) occurs when Φ has an eigenvalue −1. Similar to the proof for (9) , one can prove thatẏ 0 (d + ) =ḣ(d) when Φ has an eigenvalue 0, which generally causes a deadbeat effect. Under CMC, this condition is equivalent to the well known condition m 2 = m a to have a deadbeat effect [1] . Note thatẏ 0 (d + ) =ḣ(d) is a general condition valid for any control scheme, not just CMC.
Application of Sampled-Data Slope-Based Analysis
Without loss of generality, the sampled-data slope-based analysis is applied to buck converters. Analysis of Boost converters can be applied similarly. The exact condition (12) and the approximate condition (15) are applied to analyze various VMC/CMC control schemes presented next. The compensator complexity increases from a simple proportional compensator to a type III compensator. The system dimension N increases from two to five.
Proportional Voltage Mode Control (PVMC)
Without loss of generality, let the voltage loop have a proportional feedback gain k p . One has y = k p (v r − v o ), as shown in Fig. 5 . For designation purpose, this control scheme is called proportional VMC (PVMC). Figure 5 : A buck converter under PVMC In the power stage, let the state be x = (i L , v C ) ′ , where i L is the inductor current and v C is the capacitor voltage. Let the load be R, the inductance be L, the capacitance be C, and the equivalent series resistance (ESR) be R c . Let ρ = R/(R + R c ). For R c = 0, ρ = 1. Then,
For R c = 0,
In [9] , a similar condition (only for R c = 0) with a minor correction term is obtained. Compared with (30) , (28) has an additional term involving D − 1/2, which is related to CMC when the subharmonic oscillation occurs as discussed next. For R c C ≪ T , (30) is a good estimate of the critical source voltage. If the condition R c C ≪ T is not met, (28) will be more accurate than (30) . Both (28) and (30) determined by (5), or by the steady-state equation,
For a practical converter, k p is large and v s ≈ v r /D. When the subharmonic oscillation occurs, both the steady-state condition (31) and the subharmonic oscillation condition (28) (or (30)) need to be met. Therefore, the intersection of (28) (or (30)) with (31) is the critical source voltage in a closed loop converter. Another way without plotting the two curves (28) and (31) to determine the critical value for the subharmonic oscillation is as follows. One way is to subtract (31) by (28) . Another way is to divide (31) by (28) , which leads to an "M plot" as discussed in Sec.7. To see the effects of R c , the curves of (28) and (31) for different values of R c are also shown in Fig. 6 . The intersection of (28) and (31) determines V * s . The converter is stable for those operating range of D such that the curve (31) is below the curve (28) . It can be shown that the curve (28) is actually almost identical to the curve (13), omitted for brevity.
For R c = 0, the curves of (28) and (31) For R c = 2 mΩ, the curves of (28) and (31) The constant-frequency peak voltage regulator (CF-PVR, as shown in Fig. 9 ), a type of V 2 control [11] , is proved below to be a special case of PVMC in terms of the boundary condition. In CF-PVR, the output voltage is sensed (through a voltage divider with a gain of k p ), added with a stabilization ramp h(t), and compared with a reference signal v r to determine the duty cycle. In terms of Fig. 1 ,
Since, in terms of Fig. 1 , the model is almost the same as PVMC, the boundary condition (29) for the PVMC buck converter is also applicable to CF-PVR. Assume R c ≪ R, then ρ ≈ 1. From (29) , the subharmonic oscillation is avoided if
With the fact that v o = Dv s for the buck converter, one can rearrange (32) as Figure 9 : A buck converter under CF-PVR which agrees with [11, Eq. 7] (by setting k p = 1) and shows the required ramp amplitude V h to stabilize the subharmonic oscillation. Without the ramp (V h = 0), rearranging (32), subharmonic oscillation is avoided if
or, equivalently,
also agreed with [11, Eq. 5] .
Remarks: (a) The conditions (33) is applicable to both PVMC and CF-PVR, and (34) or (35) is a special case (V h = 0) of (33) .
(b) D < 1/2 is explicitly required in (35), whereas D < 1/2 is implicitly required in (34) .
(c) The subharmonic oscillation for CF-PVR does not necessarily occur at D = 1/2 as claimed in [26] . Based on (35) , if R c C = 5T /8, for example, the subharmonic oscillation occur at D = 1/4. A single pole is shown in [26, p. 352 ] to be unstable when D > 1/2, it cannot be a subharmonic oscillation because a pair of unstable complex poles is required.
CMC With the Voltage Loop Open
In CMC with the voltage loop open, as shown in Fig. 10 , a switching occurs when i c − i L (t) = h(t), where i c (denoted as v r in Fig. 1 ) is a peak inductor current control signal. One has y = −i L + i c and
Note that in CMC, CB 11 dominates (much greater than CA 1 B 11 T in absolute value). Let the ramp slope be m a =ḣ(d), and let the critical (minimum) ramp slope required to stabilize the converter be m * a . Case I: R c = 0. (15), subharmonic oscillation is avoided [8] if
Without the compensating ramp (m a = 0), the converter is unstable for D > 0.5 as the condition (36) is violated (because the left side of (36) is zero whereas the right side of (36) Case II: R c > 0. For CMC with R c > 0, the boundary condition (15) becomes
Compared with (36), (37) has an additional term 1 − 2D + 2D 2 related to VMC as discussed above. Without the compensating ramp (m a = 0), (37) is a quadratic equation of D. Ignoring the second solution greater than one, the critical value of D when the subharmonic oscillation occurs is
The subharmonic oscillation is generally believed to occur when D = 1/2 without the ramp. However, from (38), the ESR extends the operating range of the duty cycle beyond 1/2. Generally, ρR c T /8L is small, and the instability at D = 1/2 is still a good criterion. The boundary conditions can be also rearranged in terms of v s . From (36) and (37), for R c = 0 and R c > 0, respectively, Figure 11 : A buck converter under current-mode control with the voltage loop closed
Remarks: (a) Care should be taken about the direction of instability. In an equality, when the both sides are divided by a negative number, the inequality sign is reversed. Assume that the ramp is very small, for D > 1/2, the converter is stable if v s < V * s . For D < 1/2, the converter is stable if
Comparing these two equations with (28) and (30) for VMC, one can see that the boundary conditions for VMC and CMC have very similar forms. Both have the terms D − 1/2 and 1 − 2D + 2D 2 for R c > 0. 
CMC With the Voltage Loop Closed
The boundary condition (15) rearranged in terms of the critical feedback gain k * p is
For a special case R c = 0, one has
agreed with [27, Eq. 30] . A larger T /C leads to a smaller k * p . Also, as D is closer to 1/2, (1 − 2D)/(1 − 2D + 2D 2 ) and hence k * p become smaller. Subharmonic oscillation is avoided if k p < k * p . The gain margin to avoid the subharmonic oscillation is 20 log(k * p ). The gain margin based on traditional averaged analysis generally helps to avoid the Neimark-Sacker bifurcation, but not the subharmonic oscillation, as shown in the next example.
The traditional CMC design is as follows. Choose a ramp slope to ensure the current loop is stable. Based on an averaged model, one derives the control-to-output transfer function and designs a voltage loop controller to have enough phase and gain margins. It is possible that even with current loop designed to be stabilized by the compensating ramp, the subharmonic oscillation still occurs due to the voltage loop.
Example 2. (Slope-based analysis can predict the critical value of feedback gain k * p to avoid the subharmonic oscillation, whereas the averaged models fail to predict it.) Consider a CMC buck converter with proportional control (compensator transfer function G c (s) = k p ) in the voltage loop. The converter parameters are f s = 300 kHz, L = 900 nH, C = 990 µF, R = 0.4 Ω, and v r = 3.34 V. The source voltage is 5.5 V, and the duty cycle D is around 0.6. Since D > 0.5, the converter is unstable if a compensating ramp is not added. Adding a compensating ramp m a = m 2 /2 = v s D/2L = 1.8333 × 10 6 V/s is supposed to stabilize the converter for all duty cycles, where m 2 is the inductor current slope during the off stage. One has V h = m a T = 6.11. However, with the voltage loop closed, the subharmonic oscillation may still occur even though the current loop is supposed to be stabilized by the ramp.
The ESR R c contributes to the output voltage ripple, and hence affects the current loop. Two cases are simulated: R c = 5 mΩ and R c = 0. Simulations show that with R c = 5 mΩ, the critical gain k * p is 237, and with R c = 0, k * p = 452, which are also confirmed by the exact sampled-data analysis [21] .
Take R c = 5 mΩ and k p = 237, for example. The signal waveforms indicating (weak) subharmonic oscillation are shown in Fig. 12 . The steady states are 2T -periodic orbits. The unstable
(with i L inverted) still exists and is shown in Fig. 13, along with h(t) . If the T -periodic orbit x 0 (t) is perturbed, it will go to the stable 2T -periodic orbit shown in Fig. 12 . The designed slopes of (on-time inductor current slope) 
Both show infinite gain margins, and do not accurately predict the critical gain of 237 to avoid the subharmonic oscillation. Both models have a similar ESR zero and a similar low frequency pole, whereas the model of [4] has a pair of complex poles associated with half the switching frequency as the resonance frequency instead of a single pole as in [1] . With k p = 237, the loop gains (i c -to-v o k p ) of the two averaged models are shown in Fig. 15 . The averaged model of [4] shows that the phase margin is 36.5 degrees. However, the subharmonic oscillation still occurs. The crossover frequency is w c = 1.28 × 10 6 rad/s, and w c /ω s = 0.68. It will be shown in Section 8 that a large crossover frequency likely leads to the subharmonic oscillation.
The averaged model of [1] even shows a phase margin of 129 degrees. However, the subharmonic oscillation still occurs. The crossover frequency is w c = 7.19 × 10 5 rad/s, and w c /ω s = 0.3814 is also large as will be discussed in Section 8. 
Consider a special set of converter parameters (with large capacitance C and small ESR R c ) [26,
T and the subharmonic oscillation occurs (without the ramp, h(t) = 0) around D = 1/2, agreed with [26, p. 351] . Similarly to the V 2 control, the subharmonic oscillation does not occur exactly at D = 1/2. For other set of converter parameters, the analysis is similar to CMC with the voltage loop closed and is omitted here to save space. 
The compensator has poles at −δ and −ω p , where δ is a small number close to zero. For δ = 0, the compensator has an integrator with a pole at zero. The compensator output y(t) is compared with the ramp h(t) to determine the duty cycle. Let the state be x = (i L , v C , v e1 , v e2 ) ′ , where v e1 and v e2 are the states of the current-loop compensator. Then,
Since the integrator is modeled as 1/(s + δ), both A 1 and A 2 are invertible. Case I: ω p > ω s /10. In this case, the compensator pole ω p is close to ω s , and those higher order terms (CA 2 1 B 11 T 2 , for example) in (17) may be larger than CB 11 and CA 1 B 11 T , and one needs to use the exact condition (13) . Generally, the compensator has a pole at zero in the complex plane, making (I − e A 1 T ) −1 singular in (13) . It can be easily resolved by using a very small number for the zero pole as discussed previously.
Case II: ω p < ω s /10. Based on simulations as shown in the next example, for ω p < ω s /10, the boundary condition (16) is still a good approximation. Here, CB 11 = 0 and The compensator has a zero at ω z = 5652.9 rad/s, two poles at 0 and ω p , and a gain K c = 75506. The compensator pole ω p is varied from 0.14ω s to 0.81ω s . An unstable window of ω p between 0.18ω s and 0.49ω s was found and reported in [12] . When ω p is inside the window, the subharmonic oscillation occurs. Take ω p = 0.49ω s , for example. The converter is unstable. The signal waveform indicating the subharmonic oscillation is shown in Fig. 18 . The unstable T -periodic orbit is shown in Fig. 19 . When the T -periodic orbit is perturbed, it will lead to the 2T -periodic orbit shown in Fig. 18 . The unstable window of ω p can be predicted exactly by (13) , shown in Fig. 20 .
In the above analysis, v s is fixed at 14 V, and ω p is varied. Next, let ω p be fixed at ω s /10, and v s is varied to determine V * s . Since ω p is smaller, the approximate condition (46) is close to the exact condition (13) as shown in Fig. 21 , indicating V * s = 19. From (46), a smaller ω p results in a larger V * s as expected. In ACMC, the subharmonic oscillation is unrelated to the ripple amplitude [12] . Take ω p = 0.81ω s , for example. The converter is stable. The stable T -periodic orbit is shown in Fig. 22 . In  Fig. 22 , the signal y 0 (t) has a large signal amplitude but is still stable, whereas in Fig. 19 , y 0 (t) has a smaller signal amplitude but is unstable. 
Average Current Mode Control (ACMC) with a PI Compensator
Instead of a type II compensator, consider an ACMC buck converter with a PI compensator,
Then, Since the integrator is modeled as 1/(s + δ), both A 1 and A 2 are invertible. One has (with δ ≈ 0)
Compared with the type II compensator where a high frequency pole is included, the PI compensator does not have a high frequency pole. The boundary condition (15), expected to be accurate without the high frequency pole, becomes
which agrees with the boundary condition derived in [31, Eq. 4.6] (based on the describing function method where the effect of R c is ignored and ρR c ≪ ω z L is assumed) The boundary condition is rearranged as For T (ω z −ρR c /L) ≪ 1 and from (49), the ramp slope required to avoid the subharmonic oscillation isḣ
VMC with a Type III Compensator
A type III compensator [29, p. 261] has three poles, two zeros, and a gain K c , with a transfer function
where δ is a small number close to zero. For δ = 0, the compensator has an integrator with a pole at zero. For a buck converter with a type III compensator as shown in Fig. 23 , let the state be x = (i L , v C , v e1 , v e2 , v e3 ) ′ , where v e1 , v e2 , and v e3 are the states of the type III compensator. Then,
Since the integrator is modeled as 1/(s + δ), both A 1 and A 2 are invertible. Case I: p 1 > ω s /10. A typical guideline [29, p. 412 ] popular in industry to set the parameters of the compensator is as follows. Set one pole at δ ≈ 0 (as an integrator), and set p 1 = ω s /2 and p 2 = 1/R c C. Set the gain K c to adjust the phase margin and the crossover frequency. Let z 1 = κ z / √ LC and z 2 = 1/ √ LC, where κ z is a zero scale factor to have additional flexibility to adjust the phase margin and the crossover frequency. The zero scale factor κ z used in industry typically varies between 0.1 and 1.2. As will be shown later, a smaller value of κ z may lead to the subharmonic oscillation. Taking into account the above guidelines, the compensator has a transfer function
The next example shows that, with the compensator (53), the subharmonic oscillation still occurs even with a phase margin of 38.9 degrees. As in ACMC, one compensator pole is close to ω s , and those higher order terms (CA 2 1 B 11 T 2 , for example) in (17) may be larger than CB 11 and CA 1 B 11 T , and one needs to use the exact condition (13).
Example 4.
(With phase margin of 38.9 degrees, the subharmonic oscillation still occurs.) Consider a buck converter with the type III compensator (53). Exactly the same parameters as in [32] Simulation (Fig. 24) shows that the subharmonic oscillation occurs when v s = 16 V (D ≈ 0.206). This is also confirmed by the exact sampled-data analysis [21] with a sampled-data pole at -1 when the subharmonic oscillation occurs. The loop gain frequency response (Fig. 25) shows that even with a phase margin of 38.9 degrees, the subharmonic oscillation still occurs.
The subharmonic oscillation can be accurately predicted by the slope-based analysis. If D is designed or known as 0.2, for example, then V * s = 15.6 based on (13), which is close to the simulation results and the exact sampled-data analysis. Accuracy can be improved by using (13) and (31) (Unstable window of p 1 , unrelated to the ripple size of y 0 (t).) Consider again Example 4. Instead of v s = 5, let v s = 16, the subharmonic oscillation occurs. The stable 2T -periodic orbit y 0 (t) is similar to Fig. 24 , omitted to save space. The unstable T -periodic orbit y 0 (t) is shown in Fig. 27 .
Here, p 1 = 0.5ω s . In the following, p 1 is varied from 0.1ω s to 0.6ω s to see the effect of this pole location on stability. Similar to Example 3, the value of p 1 adjusts the ripple size of y 0 (t). A larger p 1 leads to a larger ripple of y 0 (t). In [9] , it is hypothesized that the ripple size of y 0 (t) is related to subharmonic oscillation. The following simulation shows that the ripple size of y 0 (t) is unrelated to subharmonic oscillation. The S plot (Fig. 28) shows an unstable window of p 1 ∈ (0.23, 0.5)ω s . For 0.23ω s < p 1 < 0.5ω s , the S plot is aboveḣ(d) = 450000 and the converter is unstable with subharmonic oscillation. The unstable window of p 1 is confirmed by time simulation. For p 1 = 0.2ω s , the ripple size of y is small, and y 0 (t) is stable (Fig. 29) . For p 1 = 0.5ω s , the ripple size of y is larger, and y 0 (t) is unstable (Fig. 27) . For p 1 = 0.6ω s , the ripple size of y is even larger, but y 0 (t) is stable (Fig. 30) . Comparing Figs. 29-30 , the ripple size of y 0 (t) is unrelated to subharmonic oscillation. This shows a counter-example for the hypothesis proposed in [9] that the ripple size of y 0 (t) is related to subharmonic oscillation. The unstable window of p 1 is also confirmed by the sampled-data pole trajectories. The sampleddata pole trajectories for 0.1ω s < p 1 < 0.6ω s are shown in Fig. 31 . Three poles are fixed around 0.9485, 0.8853, and 0.51. A pole leaves the unit circle through -1 when p 1 = 0.23ω s , and enters the unit circle when p 1 = 0.5ω s . This explains exactly the unstable window of p 1 . In this example, the unstable window of p 1 is verified by three different approaches: time simulation, the S plot, and the sampled-data pole trajectories.
Case II: p 1 < ω s /10. Similar to ACMC and based on simulations, for ω p < ω s /10, the boundary condition (16) is still a good approximation. Here, CB 11 = 0 and 
Harmonic Balance Analysis of the Buck Converter
A brief review of harmonic balance (HB) analysis is presented. The HB analysis is useful for both steady-state analysis and small-signal analysis of nonlinear systems [10, 18, 19, 20] . Since subharmonic oscillation of the boost converter under PVMC in continuous conduction mode does not occur as discussed in Sec. Figure 31 : Sampled-data pole trajectories for 0.1ω s < p 1 < 0.6ω s .
Let the compensator transfer function (from v o to −y (negative sign due to the negative feedback)) be G c (s). Let the transfer function from
Note that, for CMC, G(s) has a similar form as discussed later. Assume the PWM modulator has a gain 1/V h . Let the loop gain be T (s), then
is proportional to the loop gain by
The intersection of h(t) with the T-periodic solution y 0 (t) = Cx 0 (t) + Du determines the duty cycle and hence the waveform of v d (t). By "balancing" the equation y 0 (t) = h(t) (written in Fourier series form) at the switching instants, conditions for existence of periodic solutions and subharmonic oscillation can be derived. Let Re denote taking the real part of a complex number. Based on [10, 20] , a necessary and sufficient condition for the occurrence of subharmonic oscillation in a buck converter (with the trailing edge modulation) is v s < V * s , where
expressed in terms of V h , D, and the transfer function G(s) evaluated at half the switching frequency and its harmonics. Since both (13) and (57) are exact conditions for the occurrence of subharmonic oscillation, it can be shown that (13) and (57) are equivalent, but expressed in different forms. The boundary condition (57) also leads to a different expression of the S plot. From (57),
where the left side of (58) is the S plot expressed in terms of harmonics. One can prove that (58) is equivalent to (12) , where the S plot is expressed in terms of matrices. Generally, G v (s), G c (s) and thus G(s) = G c (s)G v (s) are low-pass filters. The denominator of (57) can be approximated by the term that involves G(s) with the smallest argument. Therefore, (57) becomes
The HB analysis is applied to the various control schemes discussed above. For switching frequency much larger than 1/ √ LC and 1/RC, the condition (57) can be further simplified and expressed in closed forms. The derived closed-form boundary conditions are almost identical to those based on the sampled-data slope-based analysis discussed above, further corroborating the accuracy of the derived conditions.
Proportional Voltage Mode Control (PVMC)
. Based on the facts that for 0 < D < 1
then from (55) and (57), which is similar to (28) (based on the slope-based analysis) for R c ≪ R (which results in ρ ≈ 1) and R 2 c ≪ L/C. Since the harmonic balance analyzes the converter in the frequency domain, it has some advantages over the slope-based analysis. For example, it can show how the loading R affects the subharmonic oscillation as discussed later.
Example 6. Consider a widely studied buck converter in [24] . The converter parameters are T = 400 µs, L = 20 mH, C = 47 µF, R = 22 Ω, V h = 4.4, and k p = 8.4. To transform from the leading-edge modulation to the generally used trailing-edge modulation and to remove the ramp offset in [24] , let v r = 12.276, which can be proved to generate equivalent results as in [24] . Subharmonic oscillation is known to occur with V * s = 24.5. The intersection of the two curves (63) and (31) also shows V * s = 24.5 in Fig. 32 .
Dependence on loading resistance R. In (63), V * s is almost independent of R because ρ = R/(R + R c ) ≈ 1 for R c ≪ R. For practical converters, ω s > 1/RC, and the frequency ratio τ := 1/RCω s is small. Then, (63) is a good approximation. For large τ , the dependence of V * s on R becomes significant, which is studied next. Without loss of generality, assume that R c /R is small. From (55) and (57),
The next example illustrates the dependence on R.
Example 7. (Dependence on R) Consider again Example 6 which has τ = 0.062. Now decrease the loading resistance to R = 10 Ω, then τ = 0.136 becomes significant. Dependence on R is reported in [33, Fig. 7 ], which shows V * s = 26.8. The approximate curve (65) and the exact curve (57) (also the same as (13) ) are shown in Fig. 33 . Based on (57), V * s = 26.8, agreed exactly with [33] . Based on (65), V * s = 28, also agreed closely with [33] . 
Since no extra compensator (except the compensating ramp h(t)) is added in the current loop, G c (s) = 1, and one has G(s) := G c (s)G i (s) = G i (s) for CMC. From (57) and (62),
For R c ≪ R, (67) is close to (39) (based on the slope-based analysis).
CMC with the Voltage Loop Closed
Here, there are two feedback loops. Let G c (s) be the voltage loop compensator. In the s-domain,
Without loss of generality, let G c (s) = k p . Then, based on (55) and (66), the boundary condition (57) rearranged in terms of k p is
which is similar to (41) (based on the slope-based analysis).
Example 8. Consider again Example 2. Based on (69), one has k * p = 229, agreed closely with the simulation results (k * p = 237). The small discrepancy between the HB analysis and the simulation results is due to the error of the duty cycle as discussed in Example 2.
Average Current Mode Control (ACMC) with a Type II Compensator
The analysis of the ACMC buck converter in [12] is presented here for completeness. The denominator of (57) can be approximated by the term that involves G with the smallest argument, then
For an ACMC buck converter with ω s ≫ 1/ √ LC and 1/RC, (70) can be simplified as
where the frequency ratio θ := ω p /ω s and
The function ψ(θ) = ψ(ω p /ω s ) has a minimum value of 5 at ω p = 0.38ω s . From (71), it implies that larger values of ψ, V h , L, ω z , and ω s , or smaller values of R s and K c would lead to a larger stable operating range of the source voltage v s . This gives insight on how these parameters affect subharmonic oscillation. A larger value of K c /ω z leads to larger mid-frequency gain of the currentloop compensator and larger crossover frequency of the current loop [34, 35] . However, that also leads to instability. A design guideline proposed in [36] suggests that the value of ω p is chosen between 0.33ω s and 0.5ω s . From Fig. 20 , this choice of ω p results in smaller V * s and hence smaller stable operating range of the source voltage. Setting ω p = ω s instead, for example, will have larger operating range of the source voltage. From (71), V * s is a function of ω p . As ω p affects stability nonlinearly, it is desirable to remove such effect (dependence on ω p ). Let
which is not a function of ω p . If v s < V * s | min , the converter is free from period-doubling for all ω p . If v s ≥ V * s | min , then there exists an unstable (period-doubling) window of ω p , and the converter is stable by choosing a larger value of ω p . Note that V * s | min is the minimum critical source voltage for all ω p . It is possible that for a particular ω p and v s ≥ V * s | min , the converter is still stable. But to eliminate the dependence on ω p , V * s | min is the maximum allowable source voltage with stability for all ω p .
Another stability guideline proposed in [28] suggests, expressed in terms of v s ,
This stability guideline is more conservative than (73). The converter may be stretched as in (73) to achieve better dynamics.
VMC with a Type III Compensator
With the compensator (53), which cancels some poles and zeros of the power stage, one has (77) which depends on ω s , and the compensator parameters κ z and K c . From (57) and (75), the subharmonic oscillation is avoided if and only if
A smaller κ z or a larger K c would result in a smaller V * s . Generally, ω s is large, and it may seem that the condition (76) is generally met and the subharmonic oscillation is avoided. However, a large value of K c (in the order of ω s ) may result in v s > V * s and therefore subharmonic oscillation occurs. If (59), instead of (57), is used, the following approximate expression for φ(D) is obtained
Both (77) and (78) are shown in Fig. 34 . The subharmonic oscillation can be accurately predicted by the harmonic balance analysis (or equivalently the slope-based analysis). The plots of (76) (same as (13) ) and (31) are shown in Fig. 35 , intersecting exactly at (D, V * s ) = (0.138, 23.9). Compared with Fig. 26 , the curve (76), but not V * s , is multiplied by two because κ z is also multiplied by two. 
Prediction of Subharmonic Oscillation Based on Loop Gain
Since the gain G(s) is proportional to the loop gain T (s) by (56), and the subharmonic oscillation is avoided if and only if v s < V * s , where V * s is given in (57), which directly (by simple algebra) leads to the following theorem. This theorem shows that a limitation on the loop gain is required to avoid the subharmonic oscillation.
Theorem 1 Given a closed-loop buck converter with a loop gain T (s), subharmonic oscillation is avoided if and only if
The traditional loop gain analysis to design a converter with enough gain and phase margins only helps to avoid the Neimark-Sacker and the saddle-node bifurcations, but not the subharmonic oscillation, unless the system dimension is increased by considering the sampling effect as in [4, 5, 6] . This theorem, putting an additional limitation on the familiar loop gain, helps to fill this gap.
Using only one term in the series summation, (79) becomes
As the following analysis indicates, a conservative design to make the converter free from the subharmonic oscillation for all duty cycles is by setting D = 1 in (80). Then (80) becomes
which can be expressed in terms of Nyquist plot. In the Nyquist plot, the real part of the loop gain at half the switching frequency needs to be greater than −1/2 to avoid the subharmonic oscillation for all duty cycles. Therefore, the Nyquist plot is not only helpful to predict the Neimark-Sacker and the saddle-node bifurcations, it is also helpful to predict the subharmonic oscillation based on (81). Since the Nyquist plot is widely used, (81) is helpful to design a stable converter. However, it should be noted that (81) is only an approximate condition, and the exact condition is (79). 
Then, the boundary condition (79) to avoid the subharmonic oscillation becomes "M plot": a similar HB plot in matrix representation. Since both (13) and (57) are exact conditions for occurrence of subharmonic oscillation, they are actually identical. From (13) and (57),
(84) Based on (13) and (28) , and similar to the HB plot in the complex plane, define a new "M plot" in the matrix form and as a function of D in the real domain,
where v s ≈ v r /D for a large feedback gain (which is true for most practical converters). Note that (85) is an exact representation, and (86) is an approximate representation, which is generally accurate if the controller poles are smaller than ω s /10 as discussed previously. Then, from Theorem 1, (56) and (84), one has Corollary 1 Given a closed-loop buck converter as in Fig. 1 , subharmonic oscillation is avoided if and only if
Actually, this corollary can be also proved easily from (13) (or (28)), by dividing both sides of (13) (or (28) ) by the right side (to normalize the right side to one). Both (85) and (13) are equivalent exact boundary conditions but expressed in different forms. 
Subharmonic Oscillation Caused by a Large Crossover Frequency
A rule of thumb to select the crossover frequency ω c is by setting ω c < ω s /5 [29, p. 250] . No theoretical explanation is given. The following analysis will give a theoretical explanation and puts a limit on the crossover frequency to avoid the subharmonic oscillation. Since the compensator poles and zeros are selected based on the power stage parameters, such as L, C, and R c , the selected poles and zeros may result in a large crossover frequency, and the subharmonic oscillation occurs.
The loop gain analysis in Theorem 1 can lead to a condition based on the crossover frequency. Without loss of generality, only two control schemes are considered. Similar analysis can be applied to other control schemes.
Buck Converter with a Type III Compensator
Case I: p 1 = ω s /2 > ω s /10. First, a closed-form crossover frequency is derived. The loop gain (after some poles and zeros being canceled) for the frequency below ω s /2 is approximately
From (88), the crossover frequency ω c is around K c v s /κ z V h . In Example 9, it is shown that a smaller κ z leads to a smaller operating range of v s . From (88), a smaller κ z leads to a larger ω c , and the subharmonic oscillation is more likely to occur as discussed next. With the estimated crossover frequency ω est c := K c v s /κ z V h , rearranging (76) leads to the following theorem. Theorem 2 In a buck converter with a type III compensator (53), the subharmonic oscillation is avoided if and only if
where φ(D), shown in (77), varies from 0.694 to 2.89 (Fig. 34 ).
Without loss of generality, only the case for ω p < ω s /10 is considered. For ω p < ω s /10, the approximate condition (46) is close to the exact condition (13) as shown in Fig. 21 . The curve of the condition (46) has a minimum at D = 1 (or D = 0) with a value of
A conservative design to avoid subharmonic oscillation for all duty cycles is v s < V * s | min . Then, (95) leads to
For ω p = ω s /10, based on (97), ω c < 0.27ω s is required to avoid subharmonic oscillation for all duty cycles. For ω p ≪ ω s , based on (93), ω c /ω s < 1/π is required to avoid the subharmonic oscillation for all duty cycles. The analysis is almost identical as for the type III compensator discussed above.
Conclusion and Contributions
Based on a subharmonic oscillation boundary condition published in a PhD thesis (but not elsewhere) more than a decade ago, extended design-oriented boundary conditions are derived for general switching DC-DC converters expressed by a unified VMC/CMC block diagram model. Under the unified framework, the boundary conditions for both VMC and CMC have similar forms.
One does not need to analyze VMC and CMC separately. The boundary conditions are expressed in terms of signal slopes. The well known slope-based instability criterion for CMC becomes a special case in this unified modeling approach. The derived sloped-based boundary conditions are exact, and can be further simplified in various approximate closed forms to facilitate the converter design. The sloped-based boundary conditions are applied to analyze various VMC/CMC control schemes of varying complexity. Among the various control schemes, those popular type II or type III controllers (with integrators included) are also analyzed. Harmonic balance analysis is also applied to derive the exact subharmonic oscillation boundary conditions, which are equivalent to the sloped-based boundary conditions. It is also applied to analyze five different VMC/CMC control schemes. Based on the harmonic balance analysis, a new "HB plot" in the complex plane, similar to the Nyquist plot, is proposed to accurately predict the occurrence of the subharmonic oscillation. Another equivalent "M plot" in the real domain is also proposed, which also accurately predicts the occurrence of the subharmonic oscillation. Based on the harmonic balance analysis, the relation between the crossover frequency and the subharmonic oscillation can be clearly seen.
Both the sloped-based analysis and the harmonic balance analysis complement each other. The slope-based analysis analyzes the converter in the time domain and expresses the boundary conditions in matrix forms. The harmonic balance analysis expresses the boundary conditions in terms of (sub)harmonics of the switching frequency. Since most power stage and compensator transfer functions are low-pass filters, the harmonic balance analysis is particularly useful to analyze the converter with the controller poles close to the switching frequency.
Both the slope-based analysis and the harmonic balance analysis complement the traditional average analysis. The average analysis can predict the Niemark-Sacker bifurcation and the saddlenode bifurcation, but generally not the subharmonic oscillation, unless the sampling effects are considered. In Example 2, the converter has a phase margin of 129 degrees based on an average model, but the subharmonic oscillations still occur. The subharmonic oscillation in all examples presented can be accurately predicted by the slope-based analysis or the harmonic balance analysis.
The contributions of this paper are as follows. First, the following sixteen boundary conditions are reported here for the first time to the author's knowledge. Some of the conditions are equivalent to each other. These derived boundary conditions greatly facilitate future converter design to avoid subharmonic oscillation. Since there are many equations reported in this paper, the key equations are identified here for easy reference. The most general boundary condition for the subharmonic oscillation is (9) . It is an exact condition expressed in terms of signal slopes. For the boost converter, (9) becomes (18) , which is also an exact condition. For the buck converter, (9) becomes (12) , which is equivalent to various forms: (13) in terms of v s , (22) in terms of the S plot, (79) in terms of the loop gain, (83) in terms of the HB plot, and (87) in terms of the M plot. These boundary conditions can be further simplified to various approximate forms: (15) in terms of signal slopes, (16) in terms of v s , and (80) in terms of the loop gain. For those control schemes presented, the boundary conditions can be further simplified to more compact forms, such as (28) Second, all the boundary conditions are in closed forms, one can see the effects of various converter parameters on the stability. In some control schemes, the effects of ESR, loading resistance, feedback gain, and pole/zero locations are further analyzed. For example, in CMC, ESR extends the stability beyond D = 1/2 as shown in (38). Also, for CMC or VMC, ESR causes the boundary conditions to have both terms D − 1/2 and 1 − 2D + 2D 2 .
Third, although only some control schemes are analyzed, this paper also provides a methodology based on the general boundary condition to analyze other converters with different control schemes to predict the subharmonic oscillation. As discussed in the Introduction, for a converter under a particular control scheme, once the converter is expressed in terms of the unified VMC/CMC block diagram model shown in Fig. 1 , the boundary condition for that particular control scheme can be readily obtained.
Fourth, under this general methodology, those recently reported boundary conditions for PI control [9] and V 2 control [11] become special cases in view of the general boundary condition. In consideration of recent development to derive more boundary conditions for other converters or control schemes, the boundary conditions derived here greatly facilitate future research.
Fifth, new Nyquist-like design-oriented plots (such as the S, HB, M plots) to predict the occurrence of subharmonic oscillation are proposed. The S plot also shows the required ramp slope to prevent the occurrence of subharmonic oscillation.
Sixth, closed-form conditions (such as (89), (93) and (97)) relating the crossover frequency to the subharmonic oscillation are derived.
